



Handwritten: H6/7-28-9
N. Bone

Patent
Attorney's Docket No. 040060-113

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of

Lars BOHLIN

Application No.: 09/590,172

Filed: June 9, 2000

For: A METHOD OF SUPERVISING
PARALLEL PROCESSES

)
)
) Group Art Unit: 2184

)
) Examiner: Unassigned

RECEIVED
APR 04 2001
Technology Center 2100

INFORMATION DISCLOSURE STATEMENT
TRANSMITTAL LETTER

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Enclosed is an Information Disclosure Statement and accompanying form PTO-1449 for the above-identified patent application.

- ☒ No additional fee for submission of an IDS is required.
- ☐ The fee of \$180.00 (126) as set forth in 37 C.F.R. § 1.17(p) is also enclosed.
- ☐ A certification under 37 C.F.R. § 1.97(e) is also enclosed.
- ☐ A certification under 37 C.F.R. § 1.97(e), and the fee of \$180.00 (126) as set forth in 37 C.F.R. § 1.17(p) are also enclosed.
- ☐ Charge \$_____ to Deposit Account No. 02-4800 for the fee due.
- ☐ A check in the amount of \$_____ is enclosed for the fee due.

The Commissioner is hereby authorized to charge any appropriate fees under 37 C.F.R. §§ 1.16, 1.17 and 1.21 that may be required by this paper, and to credit any overpayment, to Deposit Account No. 02-4800. This paper is submitted in duplicate.

Respectfully submitted,

BURNS, DOANE, SWECKER & MATHIS, L.L.P.

P.O. Box 1404
Alexandria, Virginia 22313-1404
(703) 836-6620

By: Steven M. duBois
Steven M. duBois
Registration No. 35,023

Date: April 3, 2001



Patent
Attorney's Docket No. 040060-113

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of)
Lars BOHLIN) Group Art Unit: 2184
Application No.: 09/590,172) Examiner: Unassigned
Filed: June 9, 2000)
For: A METHOD OF SUPERVISING)
PARALLEL PROCESSES)
)
)
)

RECEIVED
APR 04 2001
Technology Center 2100

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

In accordance with the duty of disclosure as set forth in 37 C.F.R. § 1.56, Applicant hereby submits the following information in conformance with 37 C.F.R. §§ 1.97 and 1.98. Pursuant to 37 C.F.R. § 1.98, a copy of each of the documents cited is enclosed.

U.S. Patent No. 4,371,754

U.S. Patent No. 4,700,292

U.S. Patent No. 4,819,232

EP 0 752 656 A2

W.W. Wesley Peterson and E.J. Weldon, Jr. "Error Correcting Codes", MIT Press, Cambridge, 1972"

C.L. Chen and M.Y. Hsiao "Error-Correcting Codes for Semiconductor memory Applications: A State-of-the-Art Review, IBM Journal of Research and Development, Vol. 28, No. 2, March 1984, pp. 124-134.

J. Arlat and W.C. Carter "Implementation and Evaluation of a (b,k) - Adjacent Error-Correcting/Detecting Scheme for Supercomputer Systems", IBM Journal of Research and Development, Vol. 28, No. 2, March 1984, pp. 159-169


Copy of International-Type Search Report

The documents are being submitted within 3 months of the filing or entry of the national stage of this application or before the first Office Action on the merits, whichever is later, therefore no fee or certification is required under 37 C.F.R. § 1.97(b).

To assist the Examiner, the documents are listed on the attached form PTO-1449. It is respectfully requested that an Examiner initialed copy of this form be returned to the undersigned.

Respectfully submitted,

BURNS, DOANE, SWECKER & MATHIS, L.L.P.

By: 
Steven M. duBois
Registration No. 35,023

RECEIVED
APR 04 2001
Technology Center 2100

P.O. Box 1404
Alexandria, Virginia 22313-1404
(703) 836-6620

Date: *April 3, 2001*

PTO-1449

APPLICATION NO.
09/590,172

FILING DATE
June 9, 2000

GROUP
2184

EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE
	4,371,754	02/01/83	De et al.			
	4,700,292	10/13/87	Campanini			
	4,819,232	04/04/89	Krings			

RECEIVED
 APR 04 2001
 Technology Center 2100

EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						Yes	No
	0752656A2	01/08/97	EP				

	W.W. Wesley Peterson and E.J. Weldon, Jr. "Error Correcting Codes", MIT Press, Cambridge, 1972"
	C.L. Chen and M.Y. Hsiao "Error-Correcting Codes for Semiconductor memory Applications: A State-of-the-Art Review, IBM Journal of Research and Development, Vol. 28, No. 2, March 1984, pp. 124-134.
	J. Arlat and W.C. Carter "Implementation and Evaluation of a (b,k) - Adjacent Error-Correcting/Detecting Scheme for Supercomputer Systems", IBM Journal of Research and Development, Vol. 28, No. 2, March 1984, pp. 159-169
EXAMINER	DATE CONSIDERED

{10/00) -